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Abstract. This paper presents a CMOS bandgap reference
thatemploysacurvaturecorrectiontechniqueforcompensat-
ing the nonlinear voltage temperature dependence of a diode
connected BJT. The proposed circuit cancels the ﬁrst and the
second order terms in the VBE(T) expansion by using the
current of an autopolarized Widlar source and a small correc-
tion current generated by a MOSFET biased in weak inver-
sion. The voltage reference has been fabricated in a 0.35µm
3Metal/2Poly CMOS technology and the chip area is approx-
imately 70µm × 110µm. The measured temperature coef-
ﬁcient is about 10.5ppm/K over a temperature range of 10–
90◦C while the power consumption is less than 1.4mW.
1 Introduction
Voltage references are widely used in applications such as
A/D and D/A converters, acquisition data systems or smart
sensors. As the precision of these circuits increases, the re-
quirements for the reference stability with temperature, sup-
ply and process variations have also increased.
Since introduced by Widlar (1971), the bandgap reference
(BGR) has been extensively used to obtain a constant value
of the reference voltage with respect to temperature varia-
tions. The basic idea of a ﬁrst-order compensated BGR is to
cancel the negative temperature dependency of the VBE by
adding a correction factor proportional to the thermal volt-
age Vt which has a positive variation with temperature. The
temperature coefﬁcient (TCR) that can be obtained with this
approach is generally greater than 30ppm/K, being accept-
able only for applications that do not require a very good
accuracy (Ferro et. al., 1989; Tham and Nagaraj, 1995; Ver-
maas et al., 1998; Banba et al., 1999). This TCR limitation
is determined by the fact that Vt is a fully linear function of
T while VBE is a complex function of T that contains higher
order terms (Filanovsky and Chan, 1996) – see also Eq. (1).
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A ﬁrst way to improve the TCR of a bandgap reference
is to correct the nonlinear temperature dependence of the
base-emitter voltage by a suitable polarization of the bipo-
lar transistor. In Filanovsky and Chan (1996), a polariza-
tion at a PTAT3 + PTAT4 collector current reduces the tem-
perature coefﬁcient to 4–8ppm/K. The curvature-correction
technique from Popa (2001), based on the polarization of
the bipolar transistor at a PTATn current, reports a TCR of
20ppm/K without trimming and chip temperature stabiliza-
tion. Also these methods are conceptually simple, generat-
ingPTATn currentsrequirescomplexcircuitswhichconsume
signiﬁcant chip area and power.
Another possibility to improve the temperature depen-
dence of a BGR is to add a correction voltage to the basic
reference voltage (Salminen and Halonen, 1992), or a cor-
rection current to the PTAT current (Gunawan et al., 1993;
Lee et al., 1994). The voltage reference presented in Salmi-
nen and Halonen (1992) has a relatively large temperature
coefﬁcient, about 30ppm/K for a limited temperature range,
due to the MOS parameters mismatching. The current com-
pensation technique (Gunawan et al., 1993; Lee et al., 1994)
decreases the temperature coefﬁcient to less than 10ppm/K
but requires a large silicon area and it is not compatible with
the CMOS technology.
This paper proposes a TCR improvement technique based
on the compensation of the base-emitter nonlinearity with
a current with an opposite temperature dependence, which
will cancel the ﬁrst and second-order harmonics in VBE(T).
The main problem is to ﬁnd a suitable implementation of a
current generator with superior-order harmonics in its tem-
perature expansion. In Sect. 2 the proposed circuit for im-
plementing this technique is introduced and analyzed. Sec-
tion 3 presents the experimental results: the measured tem-
perature coefﬁcient is 10.5ppm/K for a temperature range of
10–90◦C. The compatibility with CMOS technology is ful-
ﬁlled because only MOS and pnp transistors have been used.182 O. Mitrea et al.: A curvature-corrected CMOS bandgap reference
Fig. 1. Weak inversion curvature-corrected bandgap reference.
2 Circuit design
The temperature characteristic of the base-emitter voltage of
a BJT can be expressed like Filanovsky and Chan (1996):
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where T0 is the reference temperature, EG is the silicon
bandgap voltage, IC(T) is the collector current of the bipo-
lartransistor(consideringageneraltemperaturedependency)
and η is a constant speciﬁc for each technology having typi-
cal values around 4. According to Lee et al. (1994), the tem-
perature dependence of the silicon bandgap voltage can be
very accurately modeled (with an error smaller than 0.2mV)
by the following empirical equation:
EG(T) = a − bT − cT 2 (2)
a = 1.1785V
with b = 9.025 × 10−5V/K for 150K ≤ T ≤ 300K
c = 3.05 × 10−7V/K2
a = 1.20595V
and b = 2.7325 × 10−4V/K for 300K < T ≤ 400K.
c = 0
In order to improve the TCR we propose a CMOS imple-
mentation of a correction technique that exploits the expo-
nential characteristic of a MOS transistor working in weak
inversion – see Fig. 1.
The bipolar transistor Q9 and the resistor R1 form the core
of the circuit: the reference voltage is the sum of VBE and the
voltage drop across R1. The autopolarized Widlar current
source Q1-Q6 produces a PTAT current that is further mir-
rored through Q7-Q8 for biasing the BJT. Q6a is a start-up
transistor that drives the circuit out of the degenerated bias
point when the supply is turned on. Q10, Q11 and R2 gener-
ate the gate voltage of Q14 and should be dimensioned such
that Q14 is biased in weak inversion (VGS < VTN). The cur-
rent of Q14 is multiplied by Q12-Q16 and further injected in
R1 to cancel the second order harmonics in VBE(T). The
main PTAT current has the following expression (Razavi,
2001):
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Because the bipolar transistor is biased at a collector current
I(T) (we can neglect Icorr), the base-emitter voltage will
have the following general expansion around the reference
temperature T0:
VBE(T) = VBE(T0) +
∞ X
k=1
ak(T − T0)k (4)
where ak are constant coefﬁcients of the expansion, with the
following expressions a1 = [VBE(T0) − EG(T0)]/T0 − b −
2cT0−(η−1)K/q, a2 = (η−1)K/2qT0−c, etc. The ﬁrst
term in Eq. (4) is a constant term. The next two terms (the
linear and quadratic terms) will be cancelled by adding con-
venient correction factors to the base-emitter voltage. The
inﬂuence of the superior-order terms (a3, a4, ...) will be fur-
ther neglected.
The basic idea for improving the temperature behavior of
the bandgap reference is to add a very small correction cur-
rent, Icorr to the PTAT current I(T), in order to compensate
the ﬁrst two-order terms from the base-emitter voltage ex-
pansion. Because this correction current has to be small andO. Mitrea et al.: A curvature-corrected CMOS bandgap reference 183
Table 1. Measurement results
T (◦C) 14 22 30 38 46 54 62 70 78 86 94
Vref (V) 1.1833 1.183 1.1834 1.1835 1.1834 1.1835 1.1831 1.183 1.1825 1.1828 1.1835
must contain at least second-order terms in its temperature
expression, the proposed circuit for obtaining this current is
based on a MOS transistor (Q14) working in weak inversion.
Thus, the correction current is given by:
Icorr(T) = Aexp

I(T)R2 − VTN
nVt

(5)
where A = (W/L)14ID0
(W/L)15
(W/L)12 and I(T)  Icorr(T). In
this case, the reference voltage is:
VREF(T) = VBE(T) + [I(T) + Icorr(T)]R1 =
= VBE(T) + VR1(T) (6)
Using the Taylor’s series, the correction voltage given by the
voltage drop across R1 can be expressed like:
VR1(T) = VR1(T0) +
∞ X
k=1
bk(T − T0)k (7)
where bk are constant coefﬁcients of the expansion, with
the following expressions b1 = Kw + A V14
nVt0
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, etc. and V14 =
I(T0)R2 − VTN. Finally, the output voltage is:
VREF(T) = VREF(T0) +
∞ X
k=1
ak(T − T0)k+
+
∞ X
k=1
bk(T − T0)k (8)
In order to cancel the linear and the quadratic term from
Eq. (8), the design conditions are:
a1 + b1 = 0 (to cancel the linear term)
a2 + b2 = 0 (to cancel the quadratic term) (9)
The remaining nonlinearities of the BGR will be now
given only by the superior-order terms (greater than two)
from the reference voltage expansion. Other sources of er-
rors could be transistors mismatches, the neglect of the cor-
rection current Icorr when Eq. (4) was deduced, or the ﬁnite
value of the current gain of the pnp transistor.
3 Experimental results
The circuit was dimensioned using the previous design rela-
tions and Spectre R  simulations. The following values have
been employed for the transistors widths: W1–5 = 2µm,
W7–8,10–11 = 8µm, W14–16 = 1µm, W6,12–13 = 4µm.
All MOS devices have the minimum length L = 0.3µm.
Fig. 2. Chip micrograph.
The values used for resistances are: R1 = 1.9k and R2 =
2.5k. The reference consumes approximately 0.4mA from
a supply voltage of 3.3V.
The circuit was laid out and fabricated using the 0.35µm
CMOS AMS technology, available through the Europrac-
tice program – see the chip micrograph in Fig. 2. Special
care was taken for avoiding mismatching between paired
MOS devices and resistors. The silicon occupied area was
about 70µm × 110µm, much smaller than that reported in
other curvature-corrected voltage references with compara-
ble performances (290µm × 150µm in Tham and Nagaraj
(1995), 380µm × 190µm in Lee et al. (1994) and 600µm
× 220µm in Gupta and Black (1996)).
Measurements and simulation results of the curvature-
compensated voltage reference are presented in Table 1
and Fig. 3. The achieved temperature coefﬁcient is about
10.5ppm/K (without thermal stabilization of the chip) for a
temperature range of 10–90◦C.
4 Conclusions
A curvature-correction technique based on the compensa-
tion of the base-emitter voltage nonlinearity, using as cor-
rection the drain current of a MOS transistor working in
weak inversion, was presented. The cancellation of the ﬁrst
and second-order term from the polynomial expansion of the
base-emitter voltage allows the reduction of the temperature
coefﬁcient of the bandgap reference to about 10ppm/K, for
an extended temperature range. In addition, this circuit offers
the possibility to cancel other superior-order terms which af-184 O. Mitrea et al.: A curvature-corrected CMOS bandgap reference
Fig. 3. Measurement and simulation results.
fect the TCR: the design condition for canceling the kth –
order harmonic is ak + bk = 0.
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